Tag Archives: verification

State machines and circuits

The cross coupled latch is one of the greatest inventions of the 20th century State machine models of timing and circuit design

Posted in specification, theoretical computer science | Tagged , | Leave a comment

Updated Dijkstra vs Perlis (really, DeMillo)

See below.

Posted in architecture, security+fault-tolerance, software engineering, software security, software security | Tagged , , , | Leave a comment

Dijkstra versus Perlis (updated)

Here’s Dijkstra He [Perlis] published a very obnoxious paper arguing against a mathematical approach to programming cite Here’s the paper by De Millo, Lipton and Perlis. It starts as follows: Many people have argued that computer programming should strive to … Continue reading

Posted in security+fault-tolerance, software engineering, software security, software security | Tagged , , , , | Leave a comment